Search For:

Displaying 1-1 out of 1 total
Design of Multi-phase Clock Generation and Selection Circuit for CDR
Found in: Computer Science and Information Engineering, World Congress on
By Deng Junyong, Jiang Lin, Zeng Zecang
Issue Date:April 2009
pp. 387-391
This paper describes the principle with the quadrature reference clocks in dual-loop clock and data recovery circuit. The traditional scheme of generating quadrature clock is analyzed, and a new algorithm with phase interpolation and selection is presented...
 
 1