CS Store Search
Displaying 1-10 out of 10 total
Work in progress: Towards a framework for adaptive learning systems
2012 IEEE Frontiers in Education Conference (FIE)
By Elaine H. T. Oliveira,Erika H. Nozawa,Luciana F. Costa,Rosa M. Vicari,Brazil Porto Alegre
Issue Date:October 2012
The development of systems which adapt to the needs of student learning is a complex task. Learning involves several factors, including effective communication in a specific context. In this paper, we propose a conceptual framework to allow the integration...
Implementation and Quantitative Analysis of a Shared-Memory Based Parallel Server Architecture for Aerospace Information Exchange Applications
Computer Science and Information Engineering, World Congress on
By A. Alegre, S. Beltran, J. Estrada, A. Milshteyn, C. Liu, H. Boussalis
Issue Date:April 2009
This paper focuses on the implementation and quantitative analysis of a high-performance parallel processing aerospace information server. An innovative model of software architecture is provided to effectively utilize the computational power of a parallel...
Heuristic Solutions for Locating Health Resources
IEEE Intelligent Systems
By Joaquín A. Pacheco, Ada Álvarez, Silvia Casado, Jesús F. Alegre
Issue Date:January 2008
This work is aimed at finding the best locations in which to place health resources for treating patients who have suffered a diabetic coma in the province of Burgos, Spain. The authors have modeled the problem of locating facilities in Burgos to minimize ...
E2EProf: Automated End-to-End Performance Management for Enterprise Systems
Dependable Systems and Networks, International Conference on
By Sandip Agarwala, Fernando Alegre, Karsten Schwan, Jegannathan Mehalingham
Issue Date:June 2007
Distributed systems are becoming increasingly complex, caused by the prevalent use of web services, multi-tier architectures, and grid computing, where dynamic sets of components interact with each other across distributed and heterogeneous computing infra...
Compiler assisted dynamic management of registers for network processors
Parallel and Distributed Processing Symposium, International
By R. Collins,F. Alegre, Xiaotong Zhuang,S. Pande
Issue Date:April 2006
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encountering long latency memory accesses and this way the parallelism and memory a...
A CORBA Based Architecture for Distributed Embedded Systems Using the RTLinux-GPL Platform
Object-Oriented Real-Time Distributed Computing, IEEE International Symposium on
By Sergio Pérez, Joan Vila, Jose A. Alegre, Josep V. Sala
Issue Date:May 2004
<p>This paper describes an architecture for distributed computing on the RTLinux-GPL (GPL version of RTLinux, hereafter RTLinux) platform. The proposed architecture implements the CORBA (Common Object Request Broker Architecture) model of computation...
ANNP: A Neural Network Parser for Real World Texts
Pattern Recognition, International Conference on
By Josep María Sopena, Martha Analía Alegre
Issue Date:September 2000
A neural parser is described that computes sentence structure and achieves compositionality in a simple and effective way. The model is compositional in the sense that it is able to analyze new structures-never having been seen before -which are recursive ...
Basic agents for visual/motor coordination of a mobile robot
Proceedings of the first international conference on Autonomous agents (AGENTS '97)
By Felicidad Recio, Maria C. Garcia-Alegre
Issue Date:February 1997
When creating virtual reality environments a large amount of the interaction needs to be programmed. The problem with this is that non-computer expert users lack the programming skills necessary to create useful applications. Specifying interactions remain...
Discrete Optimization Problem in Local Networks and Data Alignment
IEEE Transactions on Computers
By M.A. Fiol, J.L.A. Yebra, I. Alegre, M. Valero
Issue Date:June 1987
This paper presents the solution of the following optimization problem that appears in the design of double-loop structures for local networks and also in data memory, allocation and data alignment in SIMD processors.
Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors
IEEE Transactions on Computers
By T. Lang, M. Valero, I. Alegre
Issue Date:December 1982
In this paper we compare the effective bandwidth in a multiprocessor with shared memory using as interconnection networks the crossbar or the multiple-bus. We consider a system with N processors and N memory modules, in which the processor requests to the ...
Original Search Engine
Need a Web Account?
Become a Member
This site and all contents (unless otherwise noted) are Copyright ©2008, IEEE, Inc. All rights reserved.