loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Workshop on Software Technologies for Future Embedded Systems
Formal Probabilistic Refinement Verification of Embedded Real-Time Systems
Hakodate, Hokkaido, Japan
May 15-May 16
ISBN: 0-7695-1937-7
Satoshi Yamane, Kanazawa University
Generally, real-time systems have been specified using timed automata, and moreover model-checking methods of timed automata have been developed. On the other hand, recently, probabilistic timed automata have been developed in order to express the relative likelihood of the system exhibiting certain behavior. In this paper, we develop the verification method of simulation relation of probabilistic timed automata, and apply this method into stepwise refinement developments of real-time systems.
Citation:
Satoshi Yamane, "Formal Probabilistic Refinement Verification of Embedded Real-Time Systems," wstfes, pp.79, IEEE Workshop on Software Technologies for Future Embedded Systems, 2003
Usage of this product signifies your acceptance of the Terms of Use.