loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
22nd International Conference on Advanced Information Networking and Applications - Workshops (aina workshops 2008)
Wireless Sensor Nodes Processor Architecture and Design
March 25-March 28
ISBN: 978-0-7695-3096-3
ASCII Text
x 
 
Ali El Kateeb, Aiyappa Ramesh, L. Azzawi, "Wireless Sensor Nodes Processor Architecture and Design," Advanced Information Networking and Applications Workshops, International Conference on, pp. 892-897, 22nd International Conference on Advanced Information Networking and Applications - Workshops (aina workshops 2008), 2008.
 
 
BibTex
x
 
@article{ 10.1109/WAINA.2008.177,
author = {Ali El Kateeb and Aiyappa Ramesh and L. Azzawi},
title = {Wireless Sensor Nodes Processor Architecture and Design},
journal ={Advanced Information Networking and Applications Workshops, International Conference on},
volume = {0},
year = {2008},
isbn = {978-0-7695-3096-3},
pages = {892-897},
doi = {http://doi.ieeecomputersociety.org/10.1109/WAINA.2008.177},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Advanced Information Networking and Applications Workshops, International Conference on
TI - Wireless Sensor Nodes Processor Architecture and Design
SN - 978-0-7695-3096-3
SP892
EP897
A1 - Ali El Kateeb,
A1 - Aiyappa Ramesh,
A1 - L. Azzawi,
PY - 2008
KW - sensor nodes
KW - Processor
KW - FPGA
VL - 0
JA - Advanced Information Networking and Applications Workshops, International Conference on
ER -
 
In this paper, a specialized soft processing core for sensor nodes has been designed and implemented. The paper presents a detailed view of architecture and the instructions set of the processor. The core can be easily integrated with other sensor node parts to construct different types of nodes that can be used to support different sensor network applications. The core is implemented using Xilinx ISE 8.2i design tools. The architecture of the core is simple and can process 10.78 MIPS.
Index Terms:
sensor nodes, Processor, FPGA
Citation:
Ali El Kateeb, Aiyappa Ramesh, L. Azzawi, "Wireless Sensor Nodes Processor Architecture and Design," ainaw, pp.892-897, 22nd International Conference on Advanced Information Networking and Applications - Workshops (aina workshops 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.