loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
26th IEEE VLSI Test Symposium (vts 2008)
An Industrial Case Study of Sticky Path-Delay Faults
April 27-May 01
ISBN: 0-7695-3123-7
Sticky path-delay faults are path delay faults that are neither robustly nor non-robustly testable, but cannot be proven functionally unsensitizable. Better characterization of delay test quality requires a proper analysis of sticky path-delay faults. Furthermore, careful elimination of sticky path-delay faults contributes significantly to test development productivity and reduction of delay test cost.We present an industrial case study that shows the following. (a) On average, even after designers have removed false paths using automated tools and manual overrides, about 8% of path-delay faults with slack less than 10% of the clock period can be sticky. (b) Our approach, which extends a previously proposed technique, identifies a large subset of sticky path-delay faults that cannot cause functional failures and hence can be eliminated from further consideration. This significantly refines the delay test quality assessment and test development effort. (c) Our approach significantly reprioritizes (reorders) the remaining paths for test generation thereby improving the quality of the target path list.
Index Terms:
sticky paths, test quality, delay testing, timing false paths, path reprioritization
Citation:
I-De Huang, Yi-Shing Chang, Sandeep K. Gupta, Sreejit Chakravarty, "An Industrial Case Study of Sticky Path-Delay Faults," vts, pp.395-402, 26th IEEE VLSI Test Symposium (vts 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.