This work addresses the concurrent on-chip measurement of the gain, the input 1-dB compression point (ICP1-dB), and the input-referred third-order interference point (IIP3) of individual RF building blocks in RF front-end systems, using introduced high speed CMOS RF on-chip amplitude detectors, which work up to 20 GHz with high accuracy, small area, and low power consumption.
Index Terms:
RF test, built-in test, CMOS RF amplitude detector, gfain measurement, linearity measurement
Citation:
Qi Wang, Mani Soma, "RF Front-end System Gain and Linearity Built-in Test," vts, pp.228-233, 24th IEEE VLSI Test Symposium, 2006