loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
24th IEEE VLSI Test Symposium
RF Front-end System Gain and Linearity Built-in Test
Berkeley, California
April 30-May 04
ISBN: 0-7695-2514-8
Qi Wang, University of Washington
Mani Soma, University of Washington
This work addresses the concurrent on-chip measurement of the gain, the input 1-dB compression point (ICP1-dB), and the input-referred third-order interference point (IIP3) of individual RF building blocks in RF front-end systems, using introduced high speed CMOS RF on-chip amplitude detectors, which work up to 20 GHz with high accuracy, small area, and low power consumption.
Index Terms:
RF test, built-in test, CMOS RF amplitude detector, gfain measurement, linearity measurement
Citation:
Qi Wang, Mani Soma, "RF Front-end System Gain and Linearity Built-in Test," vts, pp.228-233, 24th IEEE VLSI Test Symposium, 2006
Usage of this product signifies your acceptance of the Terms of Use.