loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
24th IEEE VLSI Test Symposium
Investigating the Efficiency of Integrator-Based Capacitor Array Testing Techniques
Berkeley, California
April 30-May 04
ISBN: 0-7695-2514-8
Sai Raghuram Durbha, Southern Illinois University
Amit Laknaur, Southern Illinois University
Haibo Wang, Southern Illinois University
This paper presents techniques to model the impact of parametric faults on the performance of programmable capacitor arrays (PCAs). Closed-form equations are derived for estimating ranges of parametric faults that can be detected by integrator-based PCA testing circuits. Methods to improve PCA testing efficiency are discussed and experimental results are reported.
Citation:
Sai Raghuram Durbha, Amit Laknaur, Haibo Wang, "Investigating the Efficiency of Integrator-Based Capacitor Array Testing Techniques," vts, pp.320-325, 24th IEEE VLSI Test Symposium, 2006
Usage of this product signifies your acceptance of the Terms of Use.