loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
24th IEEE VLSI Test Symposium
BIST Pretest of ICs: Risks and Benefits
Berkeley, California
April 30-May 04
ISBN: 0-7695-2514-8
Yoshiyuki Nakamura, Nara Institute of Science and Technology, Japan
Jacob Savir, New Jersey Institute of Technology
Hideo Fujiwara, Nara Institute of Science and Technology, Japan
The object of this paper is to analyze the potential benefits of conducting a BIST pretest before launching a functional test of ICs during post manufacturing screening. In [1] the impact of BIST on the chip defect level after test has been addressed. It was assumed in [1] that no measures are taken to assure that the BIST circuitry is fault-free before launching the functional test. In this paper we assume that a BIST pretest is first conducted in order to rid of all chips that fail it. Only chips whose BIST circuitry has passed the pretest are kept, while the rest are discarded. The BIST pretest, however, is assumed to have only a limited coverage against its own faults. This paper studies the product quality improvements as induced by the BIST pretest, and provides some insight as to when this pretest maybe worthwhile performing. As the study shows, in many cases the potential benefits outweigh any potential risks.
Citation:
Yoshiyuki Nakamura, Jacob Savir, Hideo Fujiwara, "BIST Pretest of ICs: Risks and Benefits," vts, pp.142-149, 24th IEEE VLSI Test Symposium, 2006
Usage of this product signifies your acceptance of the Terms of Use.