loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
23rd IEEE VLSI Test Symposium (VTS'05)
Static Compaction of Delay Tests Considering Power Supply Noise
Palm Springs, California
May 01-May 05
ISBN: 0-7695-2314-5
Jing Wang, Texas A&M University
Xiang Lu, Texas A&M University
Wangqi Qiu, Texas A&M University
Ziding Yue, Texas A&M University
Steve Fancler, Texas A&M University
Weiping Shi, Texas A&M University
D. M. H. Walker, Texas A&M University
Excessive power supply noise can lead to overkill during delay test. A static compaction algorithm is described in this paper that prevents such overkill. A power supply noise estimation tool has been built and integrated into the compaction process. Compaction results for KLPG delay tests for ISCAS89 circuits under different power grid environments are presented.
Citation:
Jing Wang, Xiang Lu, Wangqi Qiu, Ziding Yue, Steve Fancler, Weiping Shi, D. M. H. Walker, "Static Compaction of Delay Tests Considering Power Supply Noise," vts, pp.235-240, 23rd IEEE VLSI Test Symposium (VTS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.