loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
23rd IEEE VLSI Test Symposium (VTS'05)
Modeling and Testing Comparison Faults for Ternary Content Addressable Memories
Palm Springs, California
May 01-May 05
ISBN: 0-7695-2314-5
Jin-Fu Li, National Central University
Chou-Kun Lin, National Central University
This paper presents the comparison faults of TCAMs based on physical defects, such as shorts between two circuit nodes and transistor stuck-open and stuck-on faults. Accordingly, several comparison fault models are proposed. A March-like test algorithm for comparison faults is also proposed. The test algorithm only requires 4N Write operations, 3N Erase operations, and (4N+2B) Compare operations to cover 100% comparison faults for an N x B-bit TCAM. Compared with the previous work, the proposed test algorithm has lower time complexity for TCAMs with wide words and the time complexity is independent of the number of stuck-on faults. Also, the algorithm can cover all defects that cause a failed Compare operation. Moreover, it can be realized by built-in self-test circuitry with lower area cost.
Citation:
Jin-Fu Li, Chou-Kun Lin, "Modeling and Testing Comparison Faults for Ternary Content Addressable Memories," vts, pp.60-65, 23rd IEEE VLSI Test Symposium (VTS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.