20th IEEE VLSI Test Symposium Scan-Path with Directly Duplicated and Inverted Duplicated Registers Monterey, California April 28-May 02 ISBN: 0-7695-1570-3
In this paper a systematic scan-path design with duplicated and inverted duplicated memory elements is proposed. Contrary to a known solution [1] no additional control lines for additional multiplexors are needed. Full controllability and observability of the proposed scan-path is demonstrated.
Citation:
M. Goessel, E. Sogomonyan, A. Singh, "Scan-Path with Directly Duplicated and Inverted Duplicated Registers," vts, pp.0047, 20th IEEE VLSI Test Symposium, 2002 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||