19th IEEE VLSI Test Symposium Built-In-Chip Testing of Voltage Overshoots in High-Speed SoCs Marina Del Rey, CA March 29-April 03 ISBN: 0-7695-1122-8
We present a methodology to detect and measure the signal overshoots occurring on the interconnects of high-speed system-on-chips. Overshoots are known to inject hot-carriers into the gate oxide which cause permanent degradation of MOSFET transistors' performance over time. We propose a built-in chip mechanism to detect overshoots, collect the occurrence information and scan them out efficiently and inexpensively for built-in self-test, reliability analysis and diagnosis.
Citation:
Amir Attarha, Mehrdad Nourani, "Built-In-Chip Testing of Voltage Overshoots in High-Speed SoCs," vts, pp.0111, 19th IEEE VLSI Test Symposium, 2001 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||