15th IEEE VLSI Test Symposium (VTS'97) Test Synthesis for DC Test and Maximal Diagnosis of Switched-Capacitor Circuits Monterey, California April 27-May 01 ISBN: 0-8186-7810-0
This paper presents a DFT/BIST technique for switched-capacitor (SC) circuits that consists of measuring all capacitance ratios of transfer functions in the DC domain. Then, the specifications of a SC circuit are computed from these measured capacitance ratios and compared to the fault-free ones. Moreover, a maximal fault diagnosis is realized for the capacitances. This test technique uses re-configur
Citation:
Christian Dufaza, Hassan Ihs, "Test Synthesis for DC Test and Maximal Diagnosis of Switched-Capacitor Circuits," vts, pp.252, 15th IEEE VLSI Test Symposium (VTS'97), 1997 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||