13th IEEE VLSI Test Symposium (VTS'95) The use of IDDQ testing in low stuck-at coverage situations Princeton, New Jersey April 30-May 03 ISBN: 0-8186-7000-2
Abstract: An unresolved issue in IC testing is what mix of coverages of different types of test is required in order to achieve a given quality goal. This paper investigates the interaction between IDDQ and stuck-at coverage and examines the use of IDDQ to increase effective stuck-at coverage, particularly in situations where the graded coverage is lower than the desired goal. Empirical data is presented which examines the extent to which a varying number of IDDQ tests can detect parts which would fail stuck-at tests. This leads to development of a composite metric, based on stuck-at coverage, which allows a tradeoff to be made between adding further logic tests and adding IDDQ tests.
Index Terms:
application specific integrated circuits; fault diagnosis; logic testing; integrated circuit testing; CMOS logic circuits; automatic testing; IDDQ testing; stuck-at coverage situations; IC testing; quality goal; graded coverage; composite metric; logic tests; ASIC
Citation:
P.C. Maxwell, "The use of IDDQ testing in low stuck-at coverage situations," vts, pp.0084, 13th IEEE VLSI Test Symposium (VTS'95), 1995 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||