loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
A 2 GHz Low Power Down-conversion Quadrature Mixer in 0.18-?m CMOS
Bangalore, India
January 06-January 10
ISBN: 0-7695-2762-0
Shaikh K. Alam, Ohio State University
This paper describes a 1.5-V 2 GHz I/Q down conversion mixer for a WCDMA front-end receiver in a 0.18-?m CMOS process. The mixer achieves a conversion gain of 20.55 dB within 1-dB compression point (iCP1dB) of -9.2 dBm. It also achieves a double side band (DSB) noise figure (NF) of 8.96 dB. The mixer acquires the third order input referred intercept point (IIP3) of -0.54 dBm. The mixer consumes only 4.0 mA of current from a 1.5-V power supply.
Citation:
Shaikh K. Alam, "A 2 GHz Low Power Down-conversion Quadrature Mixer in 0.18-?m CMOS," vlsid, pp.146-154, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.