Concurrent Optimization of Technology and Design for Nano CMOS

	This Article
	PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ajith Amerasekera

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)

Concurrent Optimization of Technology and Design for Nano CMOS (PDF)

Bangalore, India

January 06-January 10

ISBN: 0-7695-2762-0

	ASCII Text	x
	Ajith Amerasekera, "Concurrent Optimization of Technology and Design for Nano CMOS," VLSI Design, International Conference on, pp. 27, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007.

	BibTex	x
	@article{ 10.1109/VLSID.2007.51, author = {Ajith Amerasekera}, title = {Concurrent Optimization of Technology and Design for Nano CMOS}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2007}, issn = {1063-9667}, pages = {27}, doi = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.51}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Concurrent Optimization of Technology and Design for Nano CMOS SN - 1063-9667 SP EP A1 - Ajith Amerasekera, PY - 2007 KW - null VL - 0 JA - VLSI Design, International Conference on ER -

Ajith Amerasekera, Texas Instruments

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.51

As we move to 45nm and beyond, our ability to manage the need for increased integration together with the drive for higher system performance and lower power presents many challenges to technology and design. It has become no longer possible to consider technology advancement without considering the overall optimization of the transistor and circuit design for full entitlement together with the cost of the chip. This paper looks at the key challenges and technology discontinuities that we face as we move into the nano CMOS regime, and some of the approaches being developed to address them.

Citation:

Ajith Amerasekera, "Concurrent Optimization of Technology and Design for Nano CMOS," vlsid, pp.27, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.