loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
A Novel CMOS Full Adder
Bangalore, India
January 06-January 10
ISBN: 0-7695-2762-0
ASCII Text
x 
 
Keivan Navi, Omid Kavehie, Mahnoush Rouholamini, Amir Sahafi, Shima Mehrabi, "A Novel CMOS Full Adder," VLSI Design, International Conference on, pp. 303-307, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007.
 
 
BibTex
x
 
@article{ 10.1109/VLSID.2007.18,
author = {Keivan Navi and Omid Kavehie and Mahnoush Rouholamini and Amir Sahafi and Shima Mehrabi},
title = {A Novel CMOS Full Adder},
journal ={VLSI Design, International Conference on},
volume = {0},
year = {2007},
issn = {1063-9667},
pages = {303-307},
doi = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.18},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - VLSI Design, International Conference on
TI - A Novel CMOS Full Adder
SN - 1063-9667
SP303
EP307
A1 - Keivan Navi,
A1 - Omid Kavehie,
A1 - Mahnoush Rouholamini,
A1 - Amir Sahafi,
A1 - Shima Mehrabi,
PY - 2007
KW - null
VL - 0
JA - VLSI Design, International Conference on
ER -
 
Keivan Navi, Shahid Beheshti University
Omid Kavehie, Shahid Beheshti University
Mahnoush Rouholamini, Research and Science Center of Hesarak Punak, Tehran, Iran
Amir Sahafi, Research and Science Center of Hesarak Punak, Tehran, Iran
Shima Mehrabi, Research and Science Center of Hesarak Punak, Tehran, Iran
This paper proposes a high-speed adder cell using a new design style called "bridge". The bridge design style offers more regularity and higher density than conventional CMOS design style, by using some transistors, named bridge transistors. Results show 4.4% (@ Vdd=3 volt) to 34.1% (@ Vdd=1 volt) improvement in speed over conventional CMOS adder. HSPICE is the circuit simulator used, and the technology being used for simulations is BSIM3v3 0.18?m technology.
Citation:
Keivan Navi, Omid Kavehie, Mahnoush Rouholamini, Amir Sahafi, Shima Mehrabi, "A Novel CMOS Full Adder," vlsid, pp.303-307, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.