loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform
Bangalore, India
January 06-January 10
ISBN: 0-7695-2762-0
Rahul Jain, CoWare India Pvt Ltd
Preeti Ranjan Panda, Indian Inst. of Tech. Delhi
The Discrete Wavelet Transform (DWT) forms the core of the JPEG2000 image compression algorithm. Since the JPEG2000 compression application is heavily data-intensive, the overall power dissipation is dominated by read and write operations in the memory subsystem. The proposed architecture and computation sequence, called Low-Power Block-Scan, takes into account the EBCOT (Embedded Block Coding with Optimized Truncation) code block size, which reduces the intermediate buffer requirement between the DWT and EBCOT modules. We have modeled the impact of different memory subsystem optimization techniques on the overall memory power for 2D-DWT computation. The proposed model explores the different data access patterns, memory bank partitioning, and custom memory architectures to arrive at a power-efficient DWT architecture.
Citation:
Rahul Jain, Preeti Ranjan Panda, "Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform," vlsid, pp.813-818, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.