19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
High Speed Robust Current Sense Amplifier for Nanoscale Memories: — A Winner Take All Approach
Hyderabad, India
January 03-January 07
ISBN: 0-7695-2502-4
The design of fast, low power and robust sense amplifier circuits is a challenge for nanoscale SRAMs due to the increasing bitline capacitance and process variations. Current sensing in SRAMs is promising to achieve high-speed operation in low-voltage application. In this paper, we propose a process variation tolerant, high performance and scalable current sense amplifier that uses a Winner Take All (WTA) approach for nanoscale SRAMs. Simulation of worst-case threshold voltage mismatch on our WTA sense amplifier shows that it could tolerate upto 10% variation in the threshold voltage, which is expected within die in a
Citation:
Srikanth Sundaram, Praveen Elakkumanan, Ramalingam Sridhar, "High Speed Robust Current Sense Amplifier for Nanoscale Memories: — A Winner Take All Approach," vlsid, pp.569-574, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006