19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) Heterogeneous Floorplanning for FPGAs Hyderabad, India January 03-January 07 ISBN: 0-7695-2502-4
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.96
The large size of modern FPGAs has caused researchers to consider deploying hierarchical techniques in their design. In this paper, we consider the floorplanning of FPGAs. We present a two-step approach for the floorplanning of modern FPGAs that we believe is cleaner and more versatile than recent floorplanners. The steps, based on resource-aware fixed outline simulated annealing and constrained floorplanning, are adapted to address the heterogeneous nature of FPGA floorplanning. Experiments demonstrate the viability of our approach.
Citation:
Yan Feng, Dinesh P. Mehta, "Heterogeneous Floorplanning for FPGAs," vlsid, pp.257-262, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||