19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) Design of a 1 V Low Power 900 MHz QVCO Hyderabad, India January 03-January 07 ISBN: 0-7695-2502-4
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.65
This paper describes the design of a 1V, 900 MHz Quadrature Voltage Controlled Oscillator (QVCO) implemented in 0.18?m CMOS technology. The VCO can be tuned from 825 to 975 MHz, which corresponds to a tuning range of 16.6%, consuming only 3.5 mW of power for quadrature signal outputs. The phase noise of the VCO is -136 dBc/Hz at 3 MHz offset from 900 MHz. The VCO features discrete tuning using switched capacitors with a Kvco of 50 MHz/V which makes it very suitable for using in a PLL. Challenges with low voltage implementation of the VCO and modifications required both at device and circuit level are discussed in detail. Novel design of the VCO has also ensured very low supply sensitivity of the output frequency (KVDD=6 MHz/V) despite low supply voltage.
Citation:
Prabir K Saha, Ashudeb Dutta, A. Patra, T.K. Bhattacharyya, "Design of a 1 V Low Power 900 MHz QVCO," vlsid, pp.57-62, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb