16-Bit Segmented Type Current Steering DAC for Video Applications

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Gaurav Raja Articles by Basabi Bhaumik

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

Hyderabad, India

January 03-January 07

ISBN: 0-7695-2502-4

	ASCII Text	x
	Gaurav Raja, Basabi Bhaumik, "16-Bit Segmented Type Current Steering DAC for Video Applications," VLSI Design, International Conference on, pp. 63-68, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006.

	BibTex	x
	@article{ 10.1109/VLSID.2006.1, author = {Gaurav Raja and Basabi Bhaumik}, title = {16-Bit Segmented Type Current Steering DAC for Video Applications}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2006}, issn = {1063-9667}, pages = {63-68}, doi = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.1}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - 16-Bit Segmented Type Current Steering DAC for Video Applications SN - 1063-9667 SP63 EP68 A1 - Gaurav Raja, A1 - Basabi Bhaumik, PY - 2006 KW - Digital-to-Analog Conversion KW - Segmentation KW - Matching VL - 0 JA - VLSI Design, International Conference on ER -

Gaurav Raja, Indian Institute of Technology - Delhi

Basabi Bhaumik, Indian Institute of Technology - Delhi

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSID.2006.1

In this paper, 16-bit, 50 MHz Current Steering DAC is designed. This DAC is implemented using TSMC 0.35 ?m technology. An optimum segmentation is done of 16-bits into binary and thermometric bits. The integral nonlinearity (INL) and differential non-linearity (DNL) is less than 0.3 LSB and 0.1 LSB respectively. It occupies only 0.06 mm2 area. The average total power consumption is 165 mW. A novel technique has been applied to reduce the glitch energy. The design is implemented with the matching requirements, required for current sources.

Index Terms:

Digital-to-Analog Conversion, Segmentation, Matching

Citation:

Gaurav Raja, Basabi Bhaumik, "16-Bit Segmented Type Current Steering DAC for Video Applications," vlsid, pp.63-68, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.