21st International Conference on VLSI Design (VLSI Design 2008) Formal Verification of a Public-Domain DDR2 Controller Design Hyderabad, India January 04-January 08 ISBN: 0-7695-3083-4
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.94
This paper demonstrates a formal verification- planning process and presents associated verification strategy that we believe is an essential (yet often neglected) step in an ASIC or SoC functional formal verification flow. Our contribution is to present a way to apply the verification planning process and a set of abstraction techniques on a non-trivial open-source example (the Sun OpenSPARCTM DDR2 controller). The process and verification strategy can be applied to DDR2 controllers in particular and generalized for other designs.
Citation:
Abhishek Datta, Vigyan Singhal, "Formal Verification of a Public-Domain DDR2 Controller Design," vlsid, pp.475-480, 21st International Conference on VLSI Design (VLSI Design 2008), 2008 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||