Low Power Hardware Architecture for VBSME Using Pixel Truncation

V
VLSID
2008
21st International Conference on VLSI Design (VLSI Design 2008)
Abstract - Low Power Hardware Architecture for VBSME Using Pixel Truncation

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Asral Bahari Articles by Tughrul Arslan Articles by Ahmet T. Erdogan

21st International Conference on VLSI Design (VLSI Design 2008)

Hyderabad, India

January 04-January 08

ISBN: 0-7695-3083-4

	ASCII Text	x
	Asral Bahari, Tughrul Arslan, Ahmet T. Erdogan, "Low Power Hardware Architecture for VBSME Using Pixel Truncation," VLSI Design, International Conference on, pp. 389-395, 21st International Conference on VLSI Design (VLSI Design 2008), 2008.

	BibTex	x
	@article{ 10.1109/VLSI.2008.100, author = {Asral Bahari and Tughrul Arslan and Ahmet T. Erdogan}, title = {Low Power Hardware Architecture for VBSME Using Pixel Truncation}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2008}, issn = {1063-9667}, pages = {389-395}, doi = {http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.100}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Low Power Hardware Architecture for VBSME Using Pixel Truncation SN - 1063-9667 SP389 EP395 A1 - Asral Bahari, A1 - Tughrul Arslan, A1 - Ahmet T. Erdogan, PY - 2008 VL - 0 JA - VLSI Design, International Conference on ER -

Asral Bahari

Tughrul Arslan

Ahmet T. Erdogan

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VLSI.2008.100

This paper presents an efficient architecture to imple- ment low power variable block size motion estima- tion (VBSME) using full search. Power reduction is achieved by performing the search in two steps: low pixel resolution and full pixel resolution. We analysed the computation and memory units needed to support these two search modes. The proposed architecture re- duces the total energy consumption by 50% with 6% additional area compared to the conventional architec- ture.

Citation:

Asral Bahari, Tughrul Arslan, Ahmet T. Erdogan, "Low Power Hardware Architecture for VBSME Using Pixel Truncation," vlsid, pp.389-395, 21st International Conference on VLSI Design (VLSI Design 2008), 2008

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.