| | This Article | |
| |
| |
| | Share | |
| |
| |
| | Bibliographic References | |
| |
| |
| | Add to: | |
| |
 Digg
 Furl
 Spurl
 Blink
 Simpy
 Google
 Del.icio.us
 Y!MyWeb
| |
| | Search | |
| |
| |
| | |
On the Design of Self-Checking Controllers with Datapath Interactions
November 2006 (vol. 55 no. 11)
pp. 1423-1434
We consider the problem of designing self-checking controllers for controller/datapath architectures. We introduce the concept of intrinsically secure states. We present six alternative schemes based on parity checking, on 1-out-of-n checking, as well as on the observation that a self-checking sequential datapath can also be employed for control path self-checking by exploiting the concept of intrinsically secure control states. A high-level synthesis tool has been modified to automatically insert self-checking controllers and datapath units and is able to trade this self-checking property against other design objectives. We discuss the properties of each configuration and present experimental results and conclusions.
[1] M. Nicolaidis and L. Anghel, “Concurrent Checking for VLSI,” Microelectronic Eng., vol. 49, nos. 1-2, pp. 139-156, Nov. 1999.
[2] G. Lakshminarayana, A. Raghunathan, and N.K. Jha, “Behavioral Synthesis of Fault Secure Controller/Datapaths Based on Aliasing Probability Analysis,” IEEE Trans. Computers, vol. 49, no. 9, pp.865-885, Sept. 2000.
[3] P. Oikonomakos, M. Zwolinski, and B.M. Al-Hashimi, “Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric,” Proc. Design Automation & Test in Europe, pp.596-601, 2003.
[4] C. Bolchini, R. Montandon, F. Salice, and D. Sciuto, “Design of VHDL-Based Totally Self-Checking Finite-State Machine and Data-Path Descriptions,” IEEE Trans. VLSI, vol. 8, no. 1, pp. 98-103, Feb. 2000.
[5] R. Leveugle, “Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance,” Proc. Design Automation & Test in Europe (DATE), pp. 837-841, 2002.
[6] C. Zeng, N. Saxena, and E.J. McCluskey, “Finite State Machine Synthesis with Concurrent Error Detection,” Proc. IEEE Int'l Test Conf. (ITC), pp. 672-679, 1999.
[7] D.A. Anderson and G. Metze, “Design of Totally Self-Checking Check Circuits for m-out-of-n Codes,” IEEE Trans. Computers, vol. 22, no. 3, pp. 263-269, Mar. 1973.
[8] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. John Wiley, 1990.
[9] J.E. Smith and G. Metze, “Strongly Fault Secure Logic Networks,” IEEE Trans. Computers, vol. 27, no. 6, pp. 491-499, June 1978.
[10] R. Karri, B. Iyer, and I. Koren, “Phantom Redundancy: A Register Transfer Level Technique for Gracefully Degradable Data Path Synthesis,” IEEE Trans. Computer-Aided Design, vol. 21, no. 8, pp.877-888, Aug. 2002.
[11] J. Bhasker, A VHDL Primer. Prentice Hall, 1999.
[12] A. Antola, F. Ferrandi, V. Piuri, and M. Sami, “Semiconcurrent Error Detection in Data Paths,” IEEE Trans. Computers, vol. 50, no. 5, pp. 449-465, May 2001.
[13] S.N. Hamilton and A. Orailoglu, “On-Line Test for Fault-Secure Fault Identification,” IEEE Trans. VLSI, vol. 8, no. 4, pp. 446-452, Aug. 2000.
[14] R. Karri and B. Iyer, “Introspection: A Register Transfer Level Technique for Concurrent Error Detection and Diagnosis in Data Dominated Designs,” ACM Trans. Design Automation of Electronic Systems, vol. 6, no. 4, pp. 501-515, Oct. 2001.
[15] A. Orailoglu and R. Karri, “Automatic Synthesis of Self-Recovering VLSI Systems,” IEEE Trans. Computers, vol. 45, no. 2, pp. 131-142, Feb. 1996.
[16] K. Wu and R. Karri, “Exploiting Idle Cycles for Algorithmic Level Re-Computing,” Proc. Design Automation & Test in Europe (DATE), pp. 842-846, 2002.
[17] P. Oikonomakos and M. Zwolinski, “Foundation of Combined Datapath and Controller Self-Checking Design,” Proc. IEEE Int'l On-Line Testing Symp. (IOLTS), pp. 30-34, 2003.
[18] J. Khakbaz and E.J. McCluskey, “Self-Testing Embedded Parity Checkers,” IEEE Trans. Computers, vol. 33, no. 8, pp. 753-756, Aug. 1984.
[19] D. Nikolos, “Optimal Self-Testing Embedded Parity Checkers,” IEEE Trans. Computers, vol. 47, no. 3, pp. 313-321, Mar. 1998.
[20] S. Tarnick, “Embedded Parity and Two-Rail TSC Checkers with Error-Memorizing Capability,” VLSI Design, vol. 5, no. 4, pp. 347-356, 1998.
[21] A.M. Paschalis, D. Nikolos, and C. Halatsis, “Efficient Modular Design of TSC Checkers for M-out-of-2M-Codes,” IEEE Trans Computers, vol. 37, no. 3, pp. 301-309, Mar. 1988.
[22] D.L. Tao, C.R.P. Hartmann, and P.K. Lala, “A General Technique for Designing Totally Self-Checking Checker for 1-Out-of-N Code with Minimum Gate Delay,” IEEE Trans. Computers, vol. 41, no. 7, pp. 881-886, July 1992.
[23] X. Kavousianos, D. Nikolos, and G. Sidiropoulos, “Design of Compact and High Speed, Totally Self Checking CMOS Checkers for m-Out-of-n Codes,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI System (DFT), pp. 128-136, 1997.
[24] C. Metra, M. Favalli, and B. Ricco, “Novel 1-Out-of-n CMOS Checker,” IEE Electronics Letters, vol. 30, no. 17, pp. 1398-1400, Aug. 18, 1994.
[25] J. Khakbaz, “Totally Self-Checking Checker for 1-Out-of-n Code Using Two-Rail Codes,” IEEE Trans. Computers, vol. 31, no. 7, pp.677-681, July 1982.
[26] A.P. Stroele and S. Tarnick, “Programmable Embedded Self-Testing Checkers for All-Unidirectional Error-Detecting Codes,” Proc. IEEE VLSI Test Symp. (VTS), pp. 361-369, 1999.
[27] S.J. Piestrak, “Self-Checking Design in Eastern Europe,” IEEE Design and Test of Computers, vol. 13, no. 1, pp. 16-25, Spring 1996.
[28] A.C. Williams, A.D. Brown, and M. Zwolinski, “Simultaneous Optimisation of Dynamic Power, Area and Delay in Behavioural Synthesis,” IEE Proc.—Computer & Digital Techniques, vol. 147, no. 6, pp. 383-390, Nov. 2000.
Index Terms:
Reliability, testing, fault tolerance, redundant design, error-checking, automatic synthesis.
Citation:
Petros Oikonomakos, Mark Zwolinski, "On the Design of Self-Checking Controllers with Datapath Interactions," IEEE Transactions on Computers, vol. 55, no. 11, pp. 1423-1434, Nov. 2006, doi:10.1109/TC.2006.185
