12th IEEE International Conference on Tools with Artificial Intelligence (ICTAI'00)
A genetic algorithm-based system for generating test programs for microprocessor IP cores
Vancouver, British Columbia, Canada
November 13-November 15
ISBN: 0-7695-0909-6
Abstract: The current digital systems design trend is quickly moving toward a design-and-reuse paradigm. In particular, intellectual property cores are becoming widely used. Since the cores are usually provided as encrypted gate-level netlist, they raise several testability problems. The authors propose an automatic approach targeting processor cores that, by resorting to genetic algorithms, computes a test program able to attain high fault coverage figures. Preliminary results are reported to assess the effectiveness of our approach with respect to a random approach.
Index Terms:
automatic test software; microprocessor chips; industrial property; genetic algorithms; electronic engineering computing; genetic algorithm based system; test program generation; microprocessor IP cores; digital systems design trend; design-and-reuse paradigm; intellectual property cores; encrypted gate-level netlist; testability problems; automatic approach; processor cores; genetic algorithms; test program; fault coverage figures; random approach
Citation:
F. Corno, M. Sonza Reorda, G. Squillero, M. Violante, "A genetic algorithm-based system for generating test programs for microprocessor IP cores," ictai, pp.0195, 12th IEEE International Conference on Tools with Artificial Intelligence (ICTAI'00), 2000
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||