Seventh International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC'05) Logic Restructuring for Delay Balancing in Wave-Pipelined Circuits: An Integer Programming Approach Timisoara, Romania September 25-September 29 ISBN: 0-7695-2453-2
In this paper we apply integer programming (IP) based techniques to the problem of delay balancing in wave-pipelined circuits. The proposed approach considers delays, as well as fan-in and fan-out associated with every node in the circuit. After a weighted graph representation of the circuit is formed a node collapsing procedure is used to preprocess (reduce the size of) the system and to obtain the final formulation of the IP problem, which is solved by using a branch and bound heuristic to acquire a minimum delay in the circuit. We also compare the proposed technique with application — to the same problem — of a linear programming solver.
Citation:
Srivastav Sethupathy, Nohpill Park, Marcin Paprzycki, "Logic Restructuring for Delay Balancing in Wave-Pipelined Circuits: An Integer Programming Approach," synasc, pp.182-188, Seventh International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC'05), 2005 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||