Automatic Generation of Digital Cell Libraries

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by J. Togni Articles by F. R. Schneider Articles by V. P. Correia Articles by R. P. Ribas Articles by A. I. Reis

15th Symposium on Integrated Circuits and Systems Design

Porto Alegre, Brazil

September 09-September 14

ISBN: 0-7695-1807-9

	ASCII Text	x
	J. Togni, F. R. Schneider, V. P. Correia, R. P. Ribas, A. I. Reis, "Automatic Generation of Digital Cell Libraries," Integrated Circuit Design and System Design, Symposium on, pp. 265, 15th Symposium on Integrated Circuits and Systems Design, 2002.

	BibTex	x
	@article{ 10.1109/SBCCI.2002.1137669, author = {J. Togni and F. R. Schneider and V. P. Correia and R. P. Ribas and A. I. Reis}, title = {Automatic Generation of Digital Cell Libraries}, journal ={Integrated Circuit Design and System Design, Symposium on}, volume = {0}, year = {2002}, isbn = {0-7695-1807-9}, pages = {265}, doi = {http://doi.ieeecomputersociety.org/10.1109/SBCCI.2002.1137669}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Integrated Circuit Design and System Design, Symposium on TI - Automatic Generation of Digital Cell Libraries SN - 0-7695-1807-9 SP EP A1 - J. Togni, A1 - F. R. Schneider, A1 - V. P. Correia, A1 - R. P. Ribas, A1 - A. I. Reis, PY - 2002 KW - null VL - 0 JA - Integrated Circuit Design and System Design, Symposium on ER -

J. Togni, UFRGS

F. R. Schneider, UFRGS

V. P. Correia, UFRGS

R. P. Ribas, UFRGS

A. I. Reis, UFRGS

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/SBCCI.2002.1137669

This paper presents Cell Design Flow — CDF, a tool for automatic generation of digital cell libraries. It is able to synthesize physical layouts of logic cells from truth table descriptions or Boolean equations. The tool is also able to generate a complete set of cells according to boundary conditions, such as the maximum number of cell inputs and the maximum number of serial transistors. The libraries provided by CDF are compatible to professional IC design environments, like Cadence and Mentor Graphics.

Citation:

J. Togni, F. R. Schneider, V. P. Correia, R. P. Ribas, A. I. Reis, "Automatic Generation of Digital Cell Libraries," sbcci, pp.265, 15th Symposium on Integrated Circuits and Systems Design, 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.