loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 IEEE 7th Symposium on Application Specific Processors
A new addressing mode for the encoding space problem on embedded processors
San Francisco, CA, USA
July 27-July 28
ISBN: 978-1-4244-4939-2
Jonghee M. Youn, School of Electrical Engineering and Computer Science, Seoul National University, Korea
Minwook Ahn, School of Electrical Engineering and Computer Science, Seoul National University, Korea
Daeho Kim, School of Electrical Engineering and Computer Science, Seoul National University, Korea
Jonghee W. Yoon, School of Electrical Engineering and Computer Science, Seoul National University, Korea
Yunheung Paek, School of Electrical Engineering and Computer Science, Seoul National University, Korea
Sechul Shin, School of Electrical Engineering and Computer Science, Kyungpook National University, Korea
Hochang Chae, School of Electrical Engineering and Computer Science, Kyungpook National University, Korea
Jeonghun Cho, School of Electrical Engineering and Computer Science, Kyungpook National University, Korea
The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application-specific and complex instructions freely to our instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. Our DIAM-based approach uses a special program memory to store extra encoding information. We also suggest a code generation algorithm to fully utilize the DIAM. In our experiment, the architecture augmented with DIAMs shows about 10% code size reduction and speed up on average, as compared to the base architecture without DIAMs.
Citation:
Jonghee M. Youn, Minwook Ahn, Daeho Kim, Jonghee W. Yoon, Yunheung Paek, Sechul Shin, Hochang Chae, Jeonghun Cho, "A new addressing mode for the encoding space problem on embedded processors," sasp, pp.58-61, 2009 IEEE 7th Symposium on Application Specific Processors, 2009
Usage of this product signifies your acceptance of the Terms of Use.