loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2006 International Symposium on Applications and the Internet Workshops (SAINT 2006 Workshops)
Design of Low-power Baseband-processor for RFID Tag
Phoenix, Arizona
January 23-January 27
ISBN: 0-7695-2510-5
He Yan, Fudan University, China
Hu jianyun, Fudan University, China
Li Qiang, Fudan University, China
Min Hao, Fudan University, China
This paper analyzes the power consumption of an RFID tag and presents a new architecture of a low-power baseband-processor for this special passive tag. The tag consists of a power reception system, an emitter/receiver analog module, an EEPROM and a low-power basebandprocessor, compatible with the newest EPCTM C1G2 UHF RFID Protocol. Meanwhile some novel and advanced lowpower technologies are adopted for the special low-power baseband-processor, which not only implements the anticollision schemes and authorization scheme, but also executes read/write operation to EEPROM. The chip was designed and fabricated using 0.35 ?m 3 metal layers CMOS technology successfully.
Citation:
He Yan, Hu jianyun, Li Qiang, Min Hao, "Design of Low-power Baseband-processor for RFID Tag," saint-w, pp.60-63, 2006 International Symposium on Applications and the Internet Workshops (SAINT 2006 Workshops), 2006
Usage of this product signifies your acceptance of the Terms of Use.