10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'04) Implementing Pfairness on a Symmetric Multiprocessor Toronto, Canada May 25-May 28 ISBN: 0-7695-2148-7
We consider the implementation of a Pfair scheduler on a symmetric multiprocessor (SMP). Simulations presented herein suggest that bus contention resulting from simultaneous scheduling decisions can substantially degrade performance. To correct this problem, we propose a staggered model for Pfair scheduling under which scheduling points are uniformly distributed over time.
Citation:
Philip Holman, James H. Anderson, "Implementing Pfairness on a Symmetric Multiprocessor," rtas, pp.544, 10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'04), 2004 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||