loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
17th IEEE International Workshop on Rapid System Prototyping (RSP'06)
Application-Level Memory Optimization for MPSoC
Chania, Crete
June 14-June 16
ISBN: 0-7695-2580-6
B. Girodias, ?cole Polytechnique de Montr?al
Y. Bouchebaba, ?cole Polytechnique de Montr?al
G. Nicolescu, ?cole Polytechnique de Montr?al
E.M. Aboulhamid, Universit? de Montr?al
P. Paulin, STMicroelectronics
B. Lavigueur, STMicroelectronics
Multiprocessor System-on-Chip is one of the main drivers of the semiconductor industry revolution by enabling the integration of complex functionality on a single chip. Memory is becoming a key player for significant improvements in embedded systems (power, performance and area). With the emergence of more embedded multimedia applications in the industry, this issue becomes increasingly vital. These applications often use multi-dimensional arrays to store intermediate results during multimedia processing tasks. A couple of key optimization techniques exist and have been demonstrated on SoC architecture. This paper presents these techniques and their impact on a MPSoC environment and brings forward improvements. These techniques allow for optimization of memory space, reduction of the number of cache misses and extensive improvement of processing time extensively. In this paper?s case study, theses techniques yield an average increase of the data cache hit rate by 20% and an average decrease of processing time by 50%.
Citation:
B. Girodias, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, P. Paulin, B. Lavigueur, "Application-Level Memory Optimization for MPSoC," rsp, pp.169-178, 17th IEEE International Workshop on Rapid System Prototyping (RSP'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.