loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
12th Pacific Rim International Symposium on Dependable Computing (PRDC'06)
A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature
Riverside, California
December 18-December 20
ISBN: 0-7695-2724-8
Kotaro Shimamura, Hitachi Research Laboratory, Hitachi, Ltd.
Takeshi Takehara, Mito Transportation Systems Product Division, Hitachi, Ltd.
Yosuke Shima, Mito Transportation Systems Product Division, Hitachi, Ltd.
Kunihiko Tsunedomi, Hitachi Research Laboratory, Hitachi, Ltd.
A single-chip fail-safe microprocessor has been developed. It contains two processor cores and realizes self-checking feature by comparing the processing results of the two processor cores. In order to overcome redundant input disagreement problem, two mechanisms have been implemented. The one is input data exchange mechanism used with bus comparison feature. The other is memory data comparison and copy mechanism. With the memory data comparison mechanism, input data comparison overhead can be reduced, which is especially useful for short period control task with many input data. The microprocessor utilizes 0.18?m CMOS process and integrates 512KB RAM and 25M transistors random logic in a 14.75mm x 14.75mm die. With the developed microprocessor, the size of a fault-tolerant controller can be reduced, which makes it easy to embed fault-tolerant controllers into equipments controlled.
Citation:
Kotaro Shimamura, Takeshi Takehara, Yosuke Shima, Kunihiko Tsunedomi, "A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature," prdc, pp.359-368, 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.