Design of Defect Tolerant Wallace Multiplier

P
PRDC
2005
11th Pacific Rim International Symposium on Dependable Computing (PRDC'05)
Abstract - Design of Defect Tolerant Wallace Multiplier

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Kazuteru NAMBA Articles by Hideo IT0

11th Pacific Rim International Symposium on Dependable Computing (PRDC'05)

Changsha, Hunan, China

December 12-December 14

ISBN: 0-7695-2492-3

	ASCII Text	x
	Kazuteru NAMBA, Hideo IT0, "Design of Defect Tolerant Wallace Multiplier," Pacific Rim International Symposium on Dependable Computing, IEEE, pp. 300-304, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05), 2005.

	BibTex	x
	@article{ 10.1109/PRDC.2005.30, author = {Kazuteru NAMBA and Hideo IT0}, title = {Design of Defect Tolerant Wallace Multiplier}, journal ={Pacific Rim International Symposium on Dependable Computing, IEEE}, volume = {0}, year = {2005}, isbn = {0-7695-2492-3}, pages = {300-304}, doi = {http://doi.ieeecomputersociety.org/10.1109/PRDC.2005.30}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Pacific Rim International Symposium on Dependable Computing, IEEE TI - Design of Defect Tolerant Wallace Multiplier SN - 0-7695-2492-3 SP300 EP304 A1 - Kazuteru NAMBA, A1 - Hideo IT0, PY - 2005 KW - null VL - 0 JA - Pacific Rim International Symposium on Dependable Computing, IEEE ER -

Kazuteru NAMBA, Chiba University, Japan

Hideo IT0, Chiba University, Japan

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PRDC.2005.30

This paper proposes a design of a defect tolerant Wallace multipliers. A repair procedure for the pro- posed design i s also shown. T h i s paper evaluates t h e proposed design from the view point of t h e yield, area and delay time. For example, the yield of a 32 x 32 Wallace multiplier increases from 0.90 t o 0.99 by applying the proposed design while the area increases by a factor of 1.39.

Citation:

Kazuteru NAMBA, Hideo IT0, "Design of Defect Tolerant Wallace Multiplier," prdc, pp.300-304, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.