loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP'06)
DynaCORE — A Dynamically Reconfigurable Coprocessor Architecture for Network Processors
Montb?liard-Sochaux, France
February 15-February 17
ISBN: 0-7695-2513-X
Carsten Albrecht, University of Lubeck, Lubeck, Germany
Jurgen Foag, University of Lubeck, Lubeck, Germany
Roman Koch, University of Lubeck, Lubeck, Germany
Erik Maehle, University of Lubeck, Lubeck, Germany
Network processors are special purpose processors, tailored to the needs of packet processing in internet routers. Network processors are, in general, freely programmable devices. However, their performance in payload processing relies on specific tasks to be accelerated by fixed purpose coprocessors which are integrated into the device. As a solution to overcome the restrictions of flexibility, a dynamically adaptable coprocessor based on dynamically and partially reconfigurable logic (DynaCORE) is proposed.
Citation:
Carsten Albrecht, Jurgen Foag , Roman Koch, Erik Maehle, "DynaCORE — A Dynamically Reconfigurable Coprocessor Architecture for Network Processors," pdp, pp.101-108, 14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.