loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Conference on Parallel and Distributed Computing Applications and Technologies (PDCAT'05)
Evaluation of Network Interface Controller on DIMMnet-2 Prototype Board
Dalian, China
December 05-December 08
ISBN: 0-7695-2405-2
Akira Kitamura, Keio University, Japan
Yasuo Miyabe, Keio University, Japan
Tetsu Izawa, Keio University, Japan
Tomotaka Miyashiro, Keio University, Japan
Konosuke Watanabe, Keio University, Japan
Tomohiro Otsuka, Keio University, Japan
Hideharu Amano, Keio University, Japan
Yoshihiro Hamada, Tokyo University of Agriculture and Technology, Japan
Noboru Tanabe, Corporate Research and Development Center, Toshiba, Japan
Hironori Nakajo, Tokyo University of Agriculture and Technology, Japan
By recent performance improvement of interconnection networks for a PC cluster, standard I/O bus which connects network interface becomes the performance bottleneck. DIMMnet is a network interface which can solve the problem by using the memory bus instead of PCI bus or other I/O buses. The second generation network interface DIMMnet-2 can be connected with DDR-SDRAM slot by using the indirect accessing to memory and buffers. Although the current board is a prototype using an FPGA, the latency for 8 Bytes data transfer is only 0.441?s.
Citation:
Akira Kitamura, Yasuo Miyabe, Tetsu Izawa, Tomotaka Miyashiro, Konosuke Watanabe, Tomohiro Otsuka, Hideharu Amano, Yoshihiro Hamada, Noboru Tanabe, Hironori Nakajo, "Evaluation of Network Interface Controller on DIMMnet-2 Prototype Board," pdcat, pp.778-780, Sixth International Conference on Parallel and Distributed Computing Applications and Technologies (PDCAT'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.