loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
Dynamically Reconfigurable Hardware for Object-Oriented Processing
Dresden, Germany
September 07-September 10
ISBN: 0-7695-2080-4
Andreas K?, Darmstadt University of Technology
Sorin A. Huss, Darmstadt University of Technology
The focus of this paper is to establish a link of dynamic structures as found in software-based systems function descriptions to hardware implementations. Specific properties of object-oriented software methodologies and partially reconfigurable FPGAs are first analyzed. Then, both a reconfigurable processing unit and an approach how to map object classes to such execution units are elaborated. The feasibility of the proposed mapping method is demonstrated for some application examples.
Citation:
Andreas K?, Sorin A. Huss, "Dynamically Reconfigurable Hardware for Object-Oriented Processing," parelec, pp.181-186, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.