loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Symposium on Parallel Computing in Electrical Engineering (PARELEC'06)
Speeding Up Sequential Simulated Annealing by Parallelization
Bialystok, Poland
September 13-September 17
ISBN: 0-7695-2554-7
Zbigniew J. Czech, Silesia University of Technology, Poland
A parallel algorithm of simulated annealing to solve the vehicle routing problem with time windows (VRPTW) is considered. The VRPTW is an NP-hard bicriterion optimization problem in which both the number of vehicles and the total distance traveled by vehicles are minimized. The objective is to establish to what extent the computation time required to solve the VRPTWcan be decreased by a number of co-operating parallel processes with no loss of quality of solutions. The quality of a solution is meant as its proximity to the optimum (or best known) solution. Furthermore, some factors are proposed which allow to rank the VRPTW benchmarking tests according to their difficulties.
Index Terms:
Parallel simulated annealing, bicriterion optimization, vehicle routing problem with time windows
Citation:
Zbigniew J. Czech, "Speeding Up Sequential Simulated Annealing by Parallelization," parelec, pp.349-356, International Symposium on Parallel Computing in Electrical Engineering (PARELEC'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.