loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007)
Brasov, Romania
September 15-September 19
ISBN: 0-7695-2944-5
Jaswanth Sreeram, Georgia Institute of Technology, USA
Romain Cledat, Georgia Institute of Technology, USA
Tushar Kumar, Georgia Institute of Technology, USA
Santosh Pande, Georgia Institute of Technology, USA
Software Transactional Memory (STM) Systems have been proposed in order to make parallel programs easier to develop and verify compared to conventional lock-based programming techniques. However, conventional STMs do not scale in performance to a large number of concurrent threads for several classes of applications. While the atomicity semantics of traditional STMs greatly simplify the correct sharing of data between threads, these same atomicity semantics incur a large penalty in program execution time.
Citation:
Jaswanth Sreeram, Romain Cledat, Tushar Kumar, Santosh Pande, "RSTM : A Relaxed Consistency Software Transactional Memory for Multicores," pact, pp.428, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.