loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1998 Midwest Symposium on Systems and Circuits
Design of a Modulator ASIC for Wide Band CDMA Wireless Local Loop System
South Bend, Indiana
August 09-August 12
ISBN: 0-8186-8914-5
ASCII Text
x 
 
Jae H. Lee, Young J. Bahg, Kyoung R. Cho, "Design of a Modulator ASIC for Wide Band CDMA Wireless Local Loop System," Circuits and Systems, Midwest Symposium on, pp. 596, 1998 Midwest Symposium on Systems and Circuits, 1998.
 
 
BibTex
x
 
@article{ 10.1109/MWSCAS.1998.759563,
author = {Jae H. Lee and Young J. Bahg and Kyoung R. Cho},
title = {Design of a Modulator ASIC for Wide Band CDMA Wireless Local Loop System},
journal ={Circuits and Systems, Midwest Symposium on},
volume = {0},
year = {1998},
isbn = {0-8186-8914-5},
pages = {596},
doi = {http://doi.ieeecomputersociety.org/10.1109/MWSCAS.1998.759563},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Circuits and Systems, Midwest Symposium on
TI - Design of a Modulator ASIC for Wide Band CDMA Wireless Local Loop System
SN - 0-8186-8914-5
SP
EP
A1 - Jae H. Lee,
A1 - Young J. Bahg,
A1 - Kyoung R. Cho,
PY - 1998
VL - 0
JA - Circuits and Systems, Midwest Symposium on
ER -
 
Jae H. Lee, Mobile Telecommunications Technology Division
Young J. Bahg, Mobile Telecommunications Technology Division
Kyoung R. Cho, Chungbuk National University
In this paper, we present the design and implementation of modulator ASIC in direct sequence code division multiple access(DS-CDMA) Wireless Local Loop(WLL) System. Here we just consider the issues of design and implementation of channel in the forward link. We proposed a new base band filter structure reducing hardware size to one of half of conventional circuits. The modulator ASIC is composed of four channels which include channel coding, block interleaving, pseudonoise (PN) spreading, and four baseband filters. The ASIC is fabricated using 0.6mm CMOS process with 40k gates and is operated at 32MHz. The implemented ASIC is successfully tested on WLL test-bed system.
Citation:
Jae H. Lee, Young J. Bahg, Kyoung R. Cho, "Design of a Modulator ASIC for Wide Band CDMA Wireless Local Loop System," mwscas, pp.596, 1998 Midwest Symposium on Systems and Circuits, 1998
Usage of this product signifies your acceptance of the Terms of Use.