Fourth International Workshop on Microprocessor Test and Verification Common Challenges and Solutions Comparison of Verification Methodologies for Datapath Testing Hyatt Town Lake Hotel, Austin, Texas May 29-May 30 ISBN: 0-7695-2045-6
Verification of individual components of a system on a chip (SOC) has become ever more complex, with the added requirement that individual verification environments need to work well with system level environments to reduce verification time. Two of the often used approaches towards unit verification are memory image based data checking and port-to-port data checking. We compare and evaluate these approaches with respect to the rest of the environment, the logic under test and other relevant issues.
Citation:
V. V. (Mony) Iyer, "Comparison of Verification Methodologies for Datapath Testing," mtv, pp.27, Fourth International Workshop on Microprocessor Test and Verification Common Challenges and Solutions, 2003 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||