loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Records of the 2004 International Workshop on Memory Technology, Design and Testing (MTDT'04)
A BIST Algorithm for Bit/Group Write Enable Faults in SRAMs
San Jose, California, USA
August 09-August 10
ISBN: 0-7695-2193-2
Saman Adham, LogicVision, Inc.
Benoit Nadeau-Dostie, LogicVision, Inc.
The use of group (or bit) write enable in memories is becoming very common in embedded memories. The circuitry used to achieve these functions need be thoroughly tested for different kind of defects using specific test sequence. However, most BIST algorithms assume that these write enables are forced active during the global write cycle in the BIST run. This paper presents a serial interface BIST algorithm that is used to test defect on bit/group write enables of these memories.
Citation:
Saman Adham, Benoit Nadeau-Dostie, "A BIST Algorithm for Bit/Group Write Enable Faults in SRAMs," mtdt, pp.98-101, Records of the 2004 International Workshop on Memory Technology, Design and Testing (MTDT'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.