This paper describes a new project oriented course which has been set-up recently at the University of Bordeaux, France, in co-operation with the Institute of Microelectronics Bordeaux IXL. This course, held within the curriculum of the microelectronics engineer education, introduces the concept of hierarchical design of analogue circuits and analogue HDL like VerilogA or VHDL-AMS circuit modelling to the students. It is composed of a short lecture part and a major laboratory part where well-known design software [1] is used. A phase-looked-loop (PLL), defined in the literature [2], has been taken as a design example to be investigated by the students. The scope of this course is to familiarise the behavioural modelling approach during the design phase of analogue circuits.