loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators
July/August 2007 (vol. 27 no. 4)
pp. 34-48
ASCII Text
x 
 
Jianwei Chen, Michel Dubois, Per Stenström, "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators," IEEE Micro, vol. 27, no. 4, pp. 34-48, July/August, 2007.
 
 
BibTex
x
 
@article{ 10.1109/MM.2007.73,
author = {Jianwei Chen and Michel Dubois and Per Stenström},
title = {SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators},
journal ={IEEE Micro},
volume = {27},
number = {4},
issn = {0272-1732},
year = {2007},
pages = {34-48},
doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.73},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - IEEE Micro
TI - SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators
IS - 4
SN - 0272-1732
SP34
EP48
EPD - 34-48
A1 - Jianwei Chen,
A1 - Michel Dubois,
A1 - Per Stenström,
PY - 2007
KW - modeling of computer architecture
KW - simulation
KW - low-power design
KW - power management
VL - 27
JA - IEEE Micro
ER -
 
Jianwei Chen, University of Southern California
Michel Dubois, University of Southern California
Per Stenström, Chalmers University of Technology
Evaluating the impact of applications with significant operating-system interactions requires detailed microarchitectural simulation combined with system-level simulation. A cost-effective and practical approach is to combine two widely used simulators. SimWattch integrates Simics, a system-level tool, with Wattch, a user-level tool, to facilitate analysis of a wider design space for computer architects and system developers.

1. 34 A.M. Maynard, C.M. Donnelly,, and B.R. Olszewski, "Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads," Proc. 6th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 94), ACM Press, 1994, pp. 145-156.2. D. Brooks and V. Tiwari, M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 83-94.3. A. Alamadeen and D. Wood, "Variability in Architectural Simulations of Multi-Threaded Workloads," Proc. 9th Int'l Symp. High-Performance Computer Architecture (HPCA 03), IEEE CS Press, 2003, pp. 7-18.4. S.A. Herrod, Using Complete Machine Simulation to Understand Computer System Behavior, doctoral dissertation Stanford Univ., 1998.5. The SPARC Architecture Manual, Version 9, SPARC International, 1992.6. G.S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Trans. Computers, vol. 39, no. 3, Mar. 1990, pp. 349-359.7. L.A. Barroso, K. Gharachorloo, and E. Bugnion, "Memory System Characterization of Commercial Workloads," Proc. 25th Ann. Int'l Symp. Computer Architecture (ISCA 98), IEEE CS Press, 1998, pp. 3-14.8. H.W. Cain et al., "Precise and Accurate Processor Simulations," Proc. 5th Workshop Computer Architecture Evaluation Using Commercial Workloads (CAECW 02), 2002, http://tesla.hpl.hp.com/caecw-02s1p2.pdf .9. P.S. Magnusson et al., "SimICS/sun4m: A Virtual Workstation," Proc. Usenix Ann. Tech. Conf., Advanced Computing Systems Assoc., 1998, pp. 119-130.10. N. Manjikian, "Parallel Simulation of Multiprocessor Execution: Implementation and Results for SimpleScalar," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software (ISPASS 01), IEEE Press, 2001, pp. 147-151.11. J. Huang and D.J. Lilja, "An Efficient Strategy for Developing a Simulator for a Novel Concurrent Multithreaded Processor Architecture," Proc. 6th Int'l Symp. Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS 98), IEEE Press, 1998, pp. 185-191.12. M. Torrant et al., "A Simultaneous Multithreading Simulator," ACM SIGARCH Computer Architecture News, Dec. 1999, pp. 1-5.13. M. Ekman and P. Stenstrom, "Performance and Power Impact of Issue-Width in Chip-Multiprocessor Cores," Proc. 32nd Int'l Conf. Parallel Processing (ICPP 03), IEEE CS Press, 2003, pp. 359-368.1. J. Emer et al., "Asim: A Performance Model Framework," Computer, vol. 35, no. 2, Feb. 2002, pp. 68-76.2. J. Veenstra and R. Fowler, "MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors," Proc. 2nd Int'l Symp. Modeling, Analysis, and Simulation of Computer Systems (MASCOTS 94), IEEE Press, 1994, pp. 201-207.3. C. Hughes et al., "Rsim: Simulating Shared-Memory Multiprocessors with ILP Processors," Computer, vol. 35, no. 2, Feb. 2002, pp. 40-49.4. R. Cmelik and D. Keppel, Shade: A Fast Instruction-Set Simulator for Execution Profiling," tech. report TR-93-12, Sun Microsystems, 1993.5. D. Burger and T.M. Austin, The SimpleScalar Tool Set, Version 2.0, tech. report no 1342, Univ. of Wisconsin-Madison, Computer Science Dept., 1997.6. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 83-94.7. N. Vijaykrishnan et al., "Energy-Driven Hardware-Software Optimizations Using SimplePower," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 95-106.8. G. Cai and C.H. Lim, "Architectural Level Power/Performance Optimization and Dynamic Power Estimation," Proc. Cool Chips Tutorial in Conjunction with Micro 32, 1999, pp. 90-113, http://www.eecs.umich.edu/~tnmcool.pdf9. P.S. Magnusson et al., "Simics: A Full-System Simulation Platform," Computer, vol. 35, no. 2, Feb. 2002, pp. 50-58.10. P.S. Magnusson et al., "SimICS/sun4m: A Virtual Workstation," Proc. Usenix Ann. Tech. Conf., Advanced Computing Systems Assoc., 1998, pp. 119-130.11. M. Rosenblum et al., "Using the SimOS Machine Simulator to Study Complex Computer Systems," ACM Trans. Modeling and Computer Simulation, vol. 7, no. 1, Jan. 1997, pp. 78-103.12. S.A. Herrod Using Complete Machine Simulation to Understand Computer System Behavior , doctoral dissertation, Stanford Univ., 1998.13. H.W. Cain et al., "Precise and Accurate Processor Simulations," Proc. 5th Workshop Computer Architecture Evaluation Using Commercial Workloads (CAECW 02), 2002, http://tesla.hpl.hp.com/caecw-02s1p2.pdf 14. C.J. Mauer, M.D. Hill, and D.A. Wood, "Full-System Timing-First Simulation," Proc. Int'l Conf. Measuring and Modeling of Computer Systems (SIGMETRICS 02), ACM Press, 2002, pp. 108-116.15. S. Gurumurthi et al., "Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach," Proc. 8th Int'l Symp. High-Performance Computer Architecture (HPCA 02), IEEE CS Press, 2002, pp. 387-398.16. N.L. Binkert, E.G. Hallnor, and S.K. Reinhardt, "Network-Oriented Full-System Simulation Using M5," Proc. 6th Workshop Computer Architecture Evaluation Using Commercial Workloads (CAECW 03), 2003, pp. 36-43, http://tesla.hpl.hp.com/caecw03binkert.pdf 17. T. Givargis, F. Vahid, and J. Henkel, "Instruction-Based System-Level Power Evaluation of System-on-a-Chip Peripheral Cores," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 10, no. 6, Dec. 2002, pp. 856-863.18. T. Simunic, L. Benini, and G. De Micheli, "Cycle-Accurate Evaluation of Energy Consumption in Embedded Systems," Proc. 36th ACM/IEEE Design Automation Conf. (DAC 99), ACM Press, 1999, pp. 867-872.

Index Terms:
modeling of computer architecture, simulation, low-power design, power management
Citation:
Jianwei Chen, Michel Dubois, Per Stenström, "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators," IEEE Micro, vol. 27, no. 4, pp. 34-48, July/Aug. 2007, doi:10.1109/MM.2007.73
Usage of this product signifies your acceptance of the Terms of Use.