| | This Article | |
| |
| |
| | Share | |
| |
| |
| | Bibliographic References | |
| |
| |
| | Add to: | |
| |
 Digg
 Furl
 Spurl
 Blink
 Simpy
 Google
 Del.icio.us
 Y!MyWeb
| |
| | Search | |
| |
| |
| | |
Spatial Sampling and Regression Strategies
May/June 2007 (vol. 27 no. 3)
pp. 74-93
This new simulation paradigm for microarchitectural design evaluation and optimization counters growing simulation costs stemming from the exponentially increasing size of design spaces. The authors demonstrate how to obtain a more comprehensive understanding of the design space by selectively simulating a modest number of designs from that space and then more effectively leveraging the simulation data using techniques in statistical inference.
1. J. Wellman and J. Moreno , "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, May-June 1999, pp. 9-14.
1. J. Wellman and J. Moreno, "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, May-June 1999, pp. 9-14.
2. D. Brooks et al., "New Methodology for Early-Stage, Microarchitecture-Level Power-Performance Analysis of Microprocessors," IBM J. Research and Development, vol. 47, no. 5 and 6, Oct.-Nov. 2003, pp. 653-670.
2. D. Brooks et al., "New Methodology for Early-Stage, Microarchitecture-Level Power-Performance Analysis of Microprocessors," IBM J. Research and Development, vol. 47, no. 5 and 6, Oct.-Nov. 2003, pp. 653-670.
3. V. Zyuban et al., "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers, vol. 53, no. 8, Aug. 2004, pp. 1004-1016.
3. V. Zyuban et al., "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers, vol. 53, no. 8, Aug. 2004, pp. 1004-1016.
4. V. Zyuban , "Inherently Lower-Power High-Performance Superscalar Architectures," doctoral dissertation Dept. of Computer Science and Engineering, University of Notre Dame, 2000.
4. V. Zyuban, "Inherently Lower-Power High-Performance Superscalar Architectures," doctoral dissertation Dept. of Computer Science and Engineering, University of Notre Dame, 2000.
5. P. Shivakumar and N. Jouppi , An Integrated Cache Timing, Power, and Area Model, tech. report 2001/2 Compaq Computer Corp., 2001.
5. P. Shivakumar and N. Jouppi, An Integrated Cache Timing, Power, and Area Model, tech. report 2001/2 Compaq Computer Corp., 2001.
6. V. Iyengar , L. Trevillyan , and P. Bose , "Representative Traces for Processor Models with Infinite Cache," Proc. Int'l Symp. High-Performance Computer Architecture (HPCA 96), IEEE CS Press, 1996, pp. 62-73.
6. V. Iyengar, L. Trevillyan, and P. Bose, "Representative Traces for Processor Models with Infinite Cache," Proc. Int'l Symp. High-Performance Computer Architecture(HPCA 96), IEEE CS Press, 1996, pp. 62-73.
7. A. Phansalkar et al., "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites," Proc. Int'l Symp. Performance Analysis of Systems and Software (ISPASS 05), IEEE Press, 2005, pp. 10-20.
7. A. Phansalkar et al., "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites," Proc. Int'l Symp. Performance Analysis of Systems and Software(ISPASS 05), IEEE Press, 2005, pp. 10-20.
8. L. Eeckhout et al., "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox," IEEE Micro, vol. 23, no. 5, Sept.-Oct. 2003, pp. 26-38.
8. L. Eeckhout et al., "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox," IEEE Micro, vol. 23, no. 5, Sept.-Oct. 2003, pp. 26-38.
9. S. Nussbaum and J. Smith , "Modeling Superscalar Processors via Statistical Simulation," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 01), IEEE CS Press, 2001, pp. 15-24.
9. S. Nussbaum and J. Smith, "Modeling Superscalar Processors via Statistical Simulation," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques(PACT 01), IEEE CS Press, 2001, pp. 15-24.
10. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 02), ACM Press, 2002, pp. 45-57.
10. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems(ASPLOS 02), ACM Press, 2002, pp. 45-57.
11. R.E. Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," Proc. Int'l Symp. Computer Architecture (ISCA, 03), IEEE CS Press, 2003, pp. 84-97.
11. R.E. Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," Proc. Int'l Symp. Computer Architecture(ISCA, 03), IEEE CS Press, 2003, pp. 84-97.
12. B. Lee and D. Brooks , "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 185-194.
12. B. Lee and D. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 185-194.
13. E. Ipek et al., "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 195-206.
13. E. Ipek et al., "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," ACM SIGARCH Computer Architecture News, vol. 34, no. 5, Dec. 2006, pp. 195-206.
14. P. Joseph , K. Vaswani , and M.J. Thazhuthaveetil , "A Predictive Performance Model for Superscalar Processors," Proc. Int'l Symp. Microarchitecture (MICRO 06), IEEE CS Press, 2006, pp. 161-170.
14. P. Joseph, K. Vaswani, and M.J. Thazhuthaveetil, "A Predictive Performance Model for Superscalar Processors," Proc. Int'l Symp. Microarchitecture(MICRO 06), IEEE CS Press, 2006, pp. 161-170.
15. F. Harrell , Regression Modeling Strategies, Springer, 2001.
15. F. Harrell, Regression Modeling Strategies, Springer, 2001.
16. C. Stone and C. Koo , "Additive Splines in Statistics," Proc. Statistical Computing Section, ASA, American Statistics Assoc., 1985, pp. 45-48.
16. C. Stone and C. Koo, "Additive Splines in Statistics," Proc. Statistical Computing Section, ASA, American Statistics Assoc., 1985, pp. 45-48.
17. B. Lee and D. Brooks , "Illustrative Design Space Studies with Microarchitectural Regression Models," Proc. Int'l Symp. High Performance Computer Architecture (HPCA 07), IEEE Press, 2007, pp. 340-351.
17. B. Lee and D. Brooks, "Illustrative Design Space Studies with Microarchitectural Regression Models," Proc. Int'l Symp. High Performance Computer Architecture(HPCA 07), IEEE Press, 2007, pp. 340-351.
18. S. Eyerman , L. Eeckhout , and K.D. Bosschere , "Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, 2006, pp. 351-356.
18. S. Eyerman, L. Eeckhout, and K.D. Bosschere, "Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors," Proc. Design, Automation and Test in Europe Conf.(DATE 06), IEEE CS Press, 2006, pp. 351-356.
Index Terms:
performance analysis and design aids, modeling of computer architecture, robust regression, mathematics of computing, modeling methodologies, simulation, modeling, and visualization
Citation:
Benjamin C. Lee, David M. Brooks, "Spatial Sampling and Regression Strategies," IEEE Micro, vol. 27, no. 3, pp. 74-93, May/June 2007, doi:10.1109/MM.2007.61
