Transactional Memory: The Hardware-Software Interface

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Austen McDonald Articles by Brian D. Carlstrom Articles by JaeWoong Chung Articles by Chi Cao Minh Articles by Hassan Chafi Articles by Christos Kozyrakis Articles by Kunle Olukotun

January/February 2007 (vol. 27 no. 1)

pp. 67-76

	ASCII Text	x
	Austen McDonald, Brian D. Carlstrom, JaeWoong Chung, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun, "Transactional Memory: The Hardware-Software Interface," IEEE Micro, vol. 27, no. 1, pp. 67-76, January/February, 2007.

	BibTex	x
	@article{ 10.1109/MM.2007.26, author = {Austen McDonald and Brian D. Carlstrom and JaeWoong Chung and Chi Cao Minh and Hassan Chafi and Christos Kozyrakis and Kunle Olukotun}, title = {Transactional Memory: The Hardware-Software Interface}, journal ={IEEE Micro}, volume = {27}, number = {1}, issn = {0272-1732}, year = {2007}, pages = {67-76}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.26}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Transactional Memory: The Hardware-Software Interface IS - 1 SN - 0272-1732 SP67 EP76 EPD - 67-76 A1 - Austen McDonald, A1 - Brian D. Carlstrom, A1 - JaeWoong Chung, A1 - Chi Cao Minh, A1 - Hassan Chafi, A1 - Christos Kozyrakis, A1 - Kunle Olukotun, PY - 2007 KW - hardware/software interfaces KW - parallel architectures KW - transactional memory VL - 27 JA - IEEE Micro ER -

Austen McDonald, Stanford University

Brian D. Carlstrom, Stanford University

JaeWoong Chung, Stanford University

Chi Cao Minh, Stanford University

Hassan Chafi, Stanford University

Christos Kozyrakis, Stanford University

Kunle Olukotun, Stanford University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2007.26

This comprehensive architecture supports nested transactions, transaction handling, and two-phase commit. The result is a seamless integration of transactional memory with modern programming languages and runtime environments.

Index Terms:

hardware/software interfaces, parallel architectures, transactional memory

Citation:

Austen McDonald, Brian D. Carlstrom, JaeWoong Chung, Chi Cao Minh, Hassan Chafi, Christos Kozyrakis, Kunle Olukotun, "Transactional Memory: The Hardware-Software Interface," IEEE Micro, vol. 27, no. 1, pp. 67-76, Jan./Feb. 2007, doi:10.1109/MM.2007.26

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.