A Hardware Memory Race Recorder for Deterministic Replay January/February 2007 (vol. 27 no. 1) pp. 48-55
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2007.2
The Flight Data Recorder continually logs memory races in a multithreaded execution, enabling the deterministic replay invaluable for debugging concurrency errors, yet adds only modest hardware to a multicore chip. In experiments, recording incurred less than 2 percent runtime overhead.
Index Terms:
multicore, multithreading, determinism, shared-memory race recording, cache coherence
Citation:
Min Xu, Rastislav Bod?, Mark D. Hill, "A Hardware Memory Race Recorder for Deterministic Replay," IEEE Micro, vol. 27, no. 1, pp. 48-55, Jan./Feb. 2007, doi:10.1109/MM.2007.2 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||