Patching Processor Design Errors with Programmable Hardware

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Smruti Sarangi Articles by Satish Narayanasamy Articles by Bruce Carneal Articles by Abhishek Tiwari Articles by Brad Calder Articles by Josep Torrellas

January/February 2007 (vol. 27 no. 1)

pp. 12-25

	ASCII Text	x
	Smruti Sarangi, Satish Narayanasamy, Bruce Carneal, Abhishek Tiwari, Brad Calder, Josep Torrellas, "Patching Processor Design Errors with Programmable Hardware," IEEE Micro, vol. 27, no. 1, pp. 12-25, January/February, 2007.

	BibTex	x
	@article{ 10.1109/MM.2007.19, author = {Smruti Sarangi and Satish Narayanasamy and Bruce Carneal and Abhishek Tiwari and Brad Calder and Josep Torrellas}, title = {Patching Processor Design Errors with Programmable Hardware}, journal ={IEEE Micro}, volume = {27}, number = {1}, issn = {0272-1732}, year = {2007}, pages = {12-25}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.19}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Patching Processor Design Errors with Programmable Hardware IS - 1 SN - 0272-1732 SP12 EP25 EPD - 12-25 A1 - Smruti Sarangi, A1 - Satish Narayanasamy, A1 - Bruce Carneal, A1 - Abhishek Tiwari, A1 - Brad Calder, A1 - Josep Torrellas, PY - 2007 KW - hardware errors KW - microarchitecture for fault-tolerance KW - design defects in real processors KW - processor errata analysis VL - 27 JA - IEEE Micro ER -

Smruti Sarangi, University of Illinois, Urbana-Champaign

Satish Narayanasamy, University of California, San Diego

Bruce Carneal, University of California, San Diego

Abhishek Tiwari, University of Illinois, Urbana-Champaign

Brad Calder, University of California, San Diego, and Microsoft

Josep Torrellas, University of Illinois, Urbana-Champaign

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2007.19

Equipping processors with programmable hardware to patch design errors lets manufacturers release regular hardware patches, avoiding costly chip recalls and potentially speeding time to market. For each error detected, the manufacturer creates a fingerprint, which the customer uses to program the hardware. The hardware watches for error conditions; when they arise, it takes action to avoid the error.

Index Terms:

hardware errors, microarchitecture for fault-tolerance, design defects in real processors, processor errata analysis

Citation:

Smruti Sarangi, Satish Narayanasamy, Bruce Carneal, Abhishek Tiwari, Brad Calder, Josep Torrellas, "Patching Processor Design Errors with Programmable Hardware," IEEE Micro, vol. 27, no. 1, pp. 12-25, Jan./Feb. 2007, doi:10.1109/MM.2007.19

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.