DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2006.51
A crucial part of any high-performance computing (HPC) system is its interconnection network. Corning and IBM are jointly developing a demonstration interconnect based on optical cell swtiching with electronic control. Key innovations in the scheduler architecture directly address the main HPC requirements: low latency, high throughput, efficient multicast suppot, and high reliability.
Index Terms:
high-performance computing, crossbar scheduler, interconnection network
Citation:
Cyriel Minkenberg, Fran?ois Abel, Peter M?, Raj Krishnamurthy, Mitchell Gusat, Peter Dill, Ilias Iliadis, Ronald Luijten, B. Roe Hemenway, Richard Grzybowski, Enrico Schiattarella, "Designing a Crossbar Scheduler for HPC Applications," IEEE Micro, vol. 26, no. 3, pp. 58-71, May/June 2006, doi:10.1109/MM.2006.51 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||