Power-Conscious Design of the Cell Processor's Synergistic Processor Element

Micro
2005
Issue No. 5 - September/October
Abstract - Power-Conscious Design of the Cell Processor's Synergistic Processor Element

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Osamu Takahashi Articles by Scott Cottier Articles by Sang H. Dhong Articles by Brian Flachs Articles by Joel Silberman

September/October 2005 (vol. 25 no. 5)

pp. 10-18

	ASCII Text	x
	Osamu Takahashi, Scott Cottier, Sang H. Dhong, Brian Flachs, Joel Silberman, "Power-Conscious Design of the Cell Processor's Synergistic Processor Element," IEEE Micro, vol. 25, no. 5, pp. 10-18, September/October, 2005.

	BibTex	x
	@article{ 10.1109/MM.2005.97, author = {Osamu Takahashi and Scott Cottier and Sang H. Dhong and Brian Flachs and Joel Silberman}, title = {Power-Conscious Design of the Cell Processor's Synergistic Processor Element}, journal ={IEEE Micro}, volume = {25}, number = {5}, issn = {0272-1732}, year = {2005}, pages = {10-18}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.97}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Power-Conscious Design of the Cell Processor's Synergistic Processor Element IS - 5 SN - 0272-1732 SP10 EP18 EPD - 10-18 A1 - Osamu Takahashi, A1 - Scott Cottier, A1 - Sang H. Dhong, A1 - Brian Flachs, A1 - Joel Silberman, PY - 2005 KW - Synergistic processor element KW - SPE KW - Cell Processor KW - CMOS KW - power-conscious design KW - low power VL - 25 JA - IEEE Micro ER -

Osamu Takahashi, IBM Systems and Technology Group

Scott Cottier, IBM T.J. Watson Research Center

Sang H. Dhong, IBM T.J. Watson Research Center

Brian Flachs, IBM T.J. Watson Research Center

Joel Silberman, IBM T.J. Watson Research Center

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2005.97

The authors describe the low-power design of the synergistic processor element (SPE) of CELL processor developed by SONY, Toshiba and IBM. CMOS static gates implement most of the logic, and dynamic circuits are used in critical areas. Tight coupling of the instruction set architecture, microarchitecture, and physical implementation achieves a compact, power-efficient design.

Index Terms:

Synergistic processor element, SPE, Cell Processor, CMOS, power-conscious design, low power

Citation:

Osamu Takahashi, Scott Cottier, Sang H. Dhong, Brian Flachs, Joel Silberman, "Power-Conscious Design of the Cell Processor's Synergistic Processor Element," IEEE Micro, vol. 25, no. 5, pp. 10-18, Sep./Oct. 2005, doi:10.1109/MM.2005.97

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.